Tagged as:

rtl

MAIN BLOG

OPEN SOURCE TOOLS, OPEN SIMULATION

ENHANCING RTL COVERAGE REPORTING IN VERILATOR WITH NEW FEATURES AND COMPUTATION OPTIMIZATIONS

Published: Aug 21 2025

Coverage reporting in Verilator illustration

Monitoring code coverage in digital design projects requires tracking both traditional software metrics such as executed code lines and visited branches, as well as more use-case specific concepts such bit field toggles of...

TAGS

4k ai allied-vision ambiq analog-devices android ar-xr arm asic asic-tools autosar bluetooth bsp build-systems caliptra cfu chips-alliance chisel cloud co-simulation cocotb computer-vision containers coral cortex-a cortex-m cortex-r ddr deep-learning dma edge-ai edgetpu embedded-world enclustra events f4pga fpga fpga-tools framos fusesoc gdb google gui hifive i-mx7 i-mx8 intel iot jetson jetson-nano jetson-orin jetson-tk1 jetson-tx1 jetson-tx2 jetson-xavier kenning lattice leon linux litex machine-learning markdown mcu meta microchip migen mipi-csi-2 movidius networking nordic nuvoton nvidia nxp object-detection open-hardware open-titan openembedded openlane openroad ota partners picorv pipeline-manager polarfire press-release protoplaster python quicklogic rdfm reapi renesas renode risc-v rocket ros rtl rust scalerunner sel4 sifive simulation singularity skywater snapdragon soc spinalhdl stm svevn system-designer systemc systemverilog tegra tensorflow toradex tracking triple-modular-redundancy tristan tsn ultrascale v4l2 verification verilator verilog vexriscv video-processing visual-system-designer webassembly xilinx xtensa zephyr zynq