7th RISC-V Workshop electronic badge by Antmicro & SiFive

Published:

The 7th RISC-V Workshop to be hosted by Western Digital in Milpitas, USA, November 28th-30th, 2017, is quickly advancing. And as always, Antmicro is preparing a few surprises especially for the occasion.

As a Founding Member of the RISC-V Foundation, Antmicro is proud to have contributed the design of a RISC-V electronic badge. Workshop speakers and members of the media will be provided with a limited edition RISC-V electronic badge developed in collaboration with SiFive and co-sponsored by the Foundation for the upcoming Workshop.

Powered by the 32-bit FE310 RISC-V CPU from SiFive, we believe this is the first electronic badge design to be completely open source from the ground up, including the SiFive FE310 RISC-V SoC that drives it.
Battery-powered and programmable over NFC from a smartphone, the RISC-V badge features an e-Ink screen to display the badgeholder’s name or whatever they will want to tell the RISC-V community.

RISC-V badge

The badge consists of a carrier card with a reusable, socket based small RISC-V SoC module that can be removed and used for prototyping other interesting RISC-V projects.

In keeping with the open philosophy underpinning the RISC-V initiative, an open, free ISA enabling a new era of processor innovation through open standard collaboration, the RISC-V electronic badge is an open source and modular design symbolic of the flexibility, extensibility and modularity of the RISC-V ISA.

All of the RISC-V electronic badge design files will be hosted on our GitHub directly preceding the Workshop.

RISC-V logo

A preliminary agenda for the 7th RISC-V workshop is now available and includes Antmicro giving a presentation on another of its RISC-V market implementations - support for a RISC-V based platform in our open source Renode virtual development framework. More on Antmicro’s presentation of Renode and Michael Gielda’s talk at the 7th RISC-V Workshop soon.

We are looking forward to welcoming you together with the RISC-V Foundation at the Workshop in a few weeks.

CLOSE 

TAGS

4k arrow_next Created with Sketch. android arrow_next Created with Sketch. autosar arrow_next Created with Sketch. axiom arrow_next Created with Sketch. computer-vision arrow_next Created with Sketch. cortex-m4 arrow_next Created with Sketch. dover-microsystems arrow_next Created with Sketch. embedded-world arrow_next Created with Sketch. enclustra arrow_next Created with Sketch. events arrow_next Created with Sketch. fpga arrow_next Created with Sketch. google arrow_next Created with Sketch. hifive arrow_next Created with Sketch. hifive-unleashed arrow_next Created with Sketch. i-mx7ulp arrow_next Created with Sketch. i-mx8 arrow_next Created with Sketch. intel arrow_next Created with Sketch. jetson arrow_next Created with Sketch. linux arrow_next Created with Sketch. machine-learning arrow_next Created with Sketch. mi-v arrow_next Created with Sketch. microsemi arrow_next Created with Sketch. moped arrow_next Created with Sketch. neural-networks arrow_next Created with Sketch. nurnberg arrow_next Created with Sketch. nvidia arrow_next Created with Sketch. nxp arrow_next Created with Sketch. open-hardware arrow_next Created with Sketch. open-source arrow_next Created with Sketch. partners arrow_next Created with Sketch. renode arrow_next Created with Sketch. risc-v arrow_next Created with Sketch. sifive arrow_next Created with Sketch. skywall300 arrow_next Created with Sketch. space arrow_next Created with Sketch. tegra arrow_next Created with Sketch. thales arrow_next Created with Sketch. tk1 arrow_next Created with Sketch. toradex arrow_next Created with Sketch. tx1 arrow_next Created with Sketch. tx2 arrow_next Created with Sketch. ultrascale arrow_next Created with Sketch. video-processing arrow_next Created with Sketch. xilinx arrow_next Created with Sketch. zephyr arrow_next Created with Sketch. zynq arrow_next Created with Sketch.