Tagged as:

triple-modular-redundancy

MAIN BLOG

OPEN FPGA, OPEN ISA, OPEN OS

PRESS RELEASE: ANTMICRO REVEALS PARTNERSHIP WITH THALES ON THE DISRUPTIVE RISC-V OPEN ISA

Published: May 8 2018

Partnership with Thales

Companies announce partnership and present first demonstrator of a fault-tolerant RISC-V space application at the RISC-V Workshop in Barcelona Barcelona - May 8th, 2018 - Today at the RISC-V Workshop in Barcelona, Antmicro...

TAGS

4k ai allied-vision ambiq android arm arm-renode asic asic-tools autosar bluetooth bsp build-systems cfu chips-alliance chisel cloud co-simulation cocotb computer-vision containers coral cortex-a cortex-m cortex-r ddr deep-learning dma edge-ai edgetpu embedded-world enclustra events f4pga fpga fpga-tools framos fusesoc gdb google gui hifive i-mx7 i-mx8 intel iot jetson jetson-nano jetson-orin jetson-tk1 jetson-tx1 jetson-tx2 jetson-xavier kenning lattice linux litex machine-learning markdown mcu microchip migen mipi-csi-2 movidius networking nordic nuvoton nvidia nxp object-detection open-hardware open-titan openembedded openlane openroad ota partners picorv polarfire press-release python quicklogic rdfm reapi renode risc-v rocket ros rust scalerunner sel4 sifive simulation singularity skywater snapdragon soc spinalhdl stm svevn systemverilog tegra tensorflow toradex tracking triple-modular-redundancy tsn ultrascale v4l2 verification verilator verilog vexriscv video-processing visual-system-designer webassembly xilinx xtensa zephyr zynq