Published:
Support for co-simulating HDL models in Renode with Verilator has been an integral part of the framework since the 1.7.1 release, introducing a new dimension of flexibility and allowing Renode to cover ASIC and FPGA SoC development use cases. Renode is...
Published:
Antmicro’s work often revolves around developing computer vision applications running on the edge. It involves component selection, hardware design, creating custom camera drivers and developing end applications that use the camera pipeline in practice...
Published:
Verilator is a shining example of a widely-accepted open source tool which provides state-of-the-art results in the ASIC design space. It is commonly used for simulation and testing, but originally, due to the lack of capability to run event-driven simulations...
Published:
Originally issued by Microchip.
Antmicro has been cooperating with Microchip for many years now, enabling Microchip’s Mi-V ecosystem with its simulation solutions. Both companies are Founding Members of RISC-V International and have been driving the...
Published:
In a recent blog note discussing the new NVIDIA Jetson Orin SoM lineup, we have mentioned that a successor to the greatly popular and versatile Jetson Nano Baseboard was in the works at Antmicro. The Jetson Nano Baseboard has found widespread use, and we...
Published:
Working with hundreds of open source projects, Antmicro finds itself running countless CI systems, many of which are public-facing CIs using GitHub Actions. For some large-scale CI projects which require significant processing resources, we have been developing...
