Tagged as:

chips-alliance

OPEN SOURCE TOOLS, OPEN ASICS

PROGRESS IN OPEN SOURCE SYSTEMVERILOG / UVM SUPPORT IN VERILATOR

Published:

Verilator and UVM illustration Verilator is a shining example of a widely-accepted open source tool which provides state-of-the-art results in the ASIC design space. It is commonly used for simulation and testing, but originally, due to the lack of capability...
OPEN SOURCE TOOLS, OPEN ASICS, OPEN FPGA

SCALING VERILATOR FOR VERY LARGE DESIGNS

Published:

Improving Verilator illustration Verilator is a fast, open source simulator widely used in the ASIC and FPGA ecosystem, offering state-of-the-art (or better) results in contexts otherwise dominated by proprietary offerings. Its open source nature and the promise...
OPEN OS, OPEN SOURCE TOOLS

ANTMICRO AT ZEPHYR DEVELOPER SUMMIT 2022: RENODE, RISC-V AND MORE

Published:

Antmicro at Zephyr Developer Summit This year’s Zephyr Developer Summit is approaching fast and as a Diamond Sponsor of the event, Antmicro will be bringing the flexibility and cross-platform nature of the open source RTOS into the spotlight. During the event...
OLDER
CLOSE 

TAGS