Tagged as:

chips-alliance

MAIN BLOG
OPEN FPGA, OPEN SOURCE TOOLS

SYMBIFLOW FPGA INTERCHANGE FORMAT TO ENABLE INTEROPERABLE FPGA TOOLING

Published:

Supported SymfbiFlow interchange tooling Field Programmable Gate Arrays (FPGAs) have been around for several decades, but historically development of toolchains targeting specific platforms was done in separate ecosystems and driven by the vendors themselves. Only...
OPEN SOURCE TOOLS, OPEN FPGA, OPEN ASICS, OPEN CLOUD SYSTEMS

AUTOMATIC SYSTEMVERILOG LINTING IN GITHUB ACTIONS WITH VERIBLE

Published:

Diagram depicting Verible integration with Github Actions With the recent advances in open source ASIC development tools such as Verible, it has become easier to automate tasks and boost developer productivity. The Verible linter is a static code analysis tool that has been helping...
OPEN SOURCE TOOLS, OPEN FPGA, OPEN ASICS, OPEN ISA

OPEN SOURCE SYSTEMVERILOG TOOLS IN ASIC DESIGN

Published:

Diagram depicting SystemVerilog tools Open source hardware is undeniably undergoing a renaissance whose origin can be traced to the establishment of RISC-V Foundation (later redubbed RISC-V International). The open ISA and ecosystem, in which Antmicro participated...
OPEN FPGA, OPEN ASICS

DYNAMIC SCHEDULING IN VERILATOR - MILESTONE TOWARDS OPEN SOURCE UVM

Published:

Dynamic scheduling in Verilator UVM is a verification methodology traditionally used in chip design which has historically been missing from the open source landscape of verification-focused tooling. While new, open source approaches to verification have...
OPEN ISA, OPEN ASICS

ANTMICRO’S ARVSOM RISC-V MODULE ANNOUNCED

Published:

ARVSOM We are excited to announce the ARVSOM - Antmicro’s fully open source, RISC-V-based system-on-module featuring the StarFive 71x0 SoC. Using the RISC-V architecture, which Antmicro has been heavily involved in since the early...
OLDER
CLOSE 

TAGS

4k ai allied-vision android asic autosar bsp build-systems cfu chips-alliance chisel cloud co-simulation cocotb computer-vision containers coral cortex-a cortex-m cortex-r ddr deep-learning dma eda-tools edgeai edgetpu embedded-world enclustra events fpga fusesoc gdb google gui hifive i-mx7 i-mx8 intel jetson jetson-nano jetson-tk1 jetson-tx jetson-tx1 jetson-tx2 jetson-xavier linux litex machine-learning mcu microchip migen mipi-csi-2 movidius networking nordic nvidia nxp open-hardware openembedded ota partners picorv polarfire press-release quicklogic reapi renode risc-v rocket ros rust sifive simulation singularity skytrack skywall-auto skywall-auto-response skywall300 spinalhdl systemverilog tegra tensorflow toradex triple-modular-redundancy tsn tx2 ultrascale v4l2 verification verilator verilog vexriscv video-processing xilinx zephyr zynq
AREAS
Robotics & Drones
Industry & Trans­porta­tion
Security & Access Control
Lab & Measure­ment
Defense & Aero­space
TECHNOLOGIES
FPGA
Hetero­geneous CPU/GPU systems
RISC-V
Internet of Things
Human-Machine Inter­faces
Vision Systems
SERVICES
Soft­ware & BSPs
Cloud
Product Develop­ment
Hard­ware Design
Edge AI
PLATFORMS
Open Source Jetson Baseboard
Apalis Baseboard
TX2 Deep Learning Platform
Ultra­Scale+ Pro­cess­ing Module
Custom Camera Platforms
LPDDR4 Test Platform
Industrial Android
Renode Framework
ANTMICRO
Contact
Partners
Resources
The Company
Careers
Blog