Tagged as:

verification

MAIN BLOG
OPEN FPGA, OPEN ASICS

DYNAMIC SCHEDULING IN VERILATOR - MILESTONE TOWARDS OPEN SOURCE UVM

Published:

Dynamic scheduling in Verilator UVM is a verification methodology traditionally used in chip design which has historically been missing from the open source landscape of verification-focused tooling. While new, open source approaches to verification have...
CLOSE 

TAGS

4k ai allied-vision android asic autosar bsp build-systems chips-alliance chisel cloud co-simulation cocotb computer-vision containers cortex-a cortex-m cortex-r deep-learning dma eda-tools edgeai edgetpu embedded-world enclustra events fpga fusesoc gdb google gui hifive i-mx7 i-mx8 intel jetson jetson-nano jetson-tk1 jetson-tx jetson-tx1 jetson-tx2 jetson-xavier linux litex machine-learning mcu microchip migen mipi-csi-2 movidius networking nordic nvidia nxp open-hardware open-source openembedded ota partners picorv polarfire press-release reapi renode risc-v rocket ros rust sifive simulation singularity skytrack skywall-auto skywall-auto-response skywall300 spinalhdl systemverilog tegra tensorflow toradex triple-modular-redundancy tsn tx2 ultrascale v4l2 verification verilator verilog vexriscv video-processing xilinx zephyr zynq
AREAS
Robotics & Drones
Industry & Trans­porta­tion
Security & Access Control
Lab & Measure­ment
Defense & Aero­space
TECHNOLOGIES
FPGA
Hetero­geneous CPU/GPU systems
RISC-V
Internet of Things
Human-Machine Inter­faces
Vision Systems
SERVICES
Soft­ware & BSPs
Cloud
Product Develop­ment
Hard­ware Design
Edge AI
PLATFORMS
Open Source Jetson Baseboard
Apalis Baseboard
TX2 Deep Learning Platform
Ultra­Scale+ Pro­cess­ing Module
Custom Camera Platforms
Industrial Android
Renode Framework
ANTMICRO
Contact
Partners
Resources
The Company
Careers
Blog