Tagged as:

verilog

OPEN SOURCE TOOLS, OPEN FPGA, OPEN ASICS, OPEN CLOUD SYSTEMS

AUTOMATIC SYSTEMVERILOG LINTING IN GITHUB ACTIONS WITH VERIBLE

Published:

Diagram depicting Verible integration with Github Actions With the recent advances in open source ASIC development tools such as Verible, it has become easier to automate tasks and boost developer productivity. The Verible linter is a static code analysis tool that has been helping...
OPEN SOURCE TOOLS, OPEN FPGA, OPEN ASICS, OPEN ISA

OPEN SOURCE SYSTEMVERILOG TOOLS IN ASIC DESIGN

Published:

Diagram depicting SystemVerilog tools Open source hardware is undeniably undergoing a renaissance whose origin can be traced to the establishment of RISC-V Foundation (later redubbed RISC-V International). The open ISA and ecosystem, in which Antmicro participated...
OPEN FPGA, OPEN ASICS

DYNAMIC SCHEDULING IN VERILATOR - MILESTONE TOWARDS OPEN SOURCE UVM

Published:

Dynamic scheduling in Verilator UVM is a verification methodology traditionally used in chip design which has historically been missing from the open source landscape of verification-focused tooling. While new, open source approaches to verification have...
OLDER
CLOSE 

TAGS