Tagged as:

fpga-tools

OPEN SOURCE TOOLS

SUPPORT FOR UPSTREAM UVM 2017 IN VERILATOR

Published:

Upstream UVM support in Verilator Universal Verification Methodology (UVM) is one of the most popular verification methods in digital design, focusing on standardization and reusability of verification IP and environments. For the last few years, Antmicro has...
OPEN SOURCE TOOLS, OPEN ASICS, OPEN FPGA

IMPLEMENTING AUTOMATIC CLOCK GATING IN THE OPENROAD ASIC DESIGN TOOLCHAIN

Published:

Clock gating animation Reducing power usage is a major aspect of chip design, important especially for energy-efficient systems and battery-powered devices. A significant amount of the power used by a typical chip is consumed by gate switching, and...
OPEN SOURCE TOOLS, OPEN ASICS, OPEN FPGA

POWER ESTIMATION IN OPENROAD USING SAIF IN VERILATOR

Published:

Power estimation with Verilator and OpenROAD Power consumption is a major aspect of chip design, and the ability to reliably and efficiently predict it can save a lot of engineering cycles. While it is difficult to predict the exact consumption upfront without delving...
OPEN ASICS, OPEN FPGA, OPEN SOURCE TOOLS

AUTOMATING DIGITAL DESIGN AND VERIFICATION TRACKING WITH TESTPLANNER

Published:

Testplanner illustration In digital design, ensuring systematic verification of all design aspects requires not only proper planning of design verification and test development, but also tools to track and make sure that design development and verification...
OLDER
CLOSE 

TAGS