Published:
In digital design, ensuring systematic verification of all design aspects requires not only proper planning of design verification and test development, but also tools to track and make sure that design development and verification...
Published:
Today at the RISC-V Summit in Santa Clara, we’re pleased to participate in Google’s announcement of the open source release of project Open Se Cura. The announcement crowns a many-year collaboration towards developing a secure...
Published:
Antmicro is happy to announce the next, 1.14 release of our open source Renode simulation framework, including lots of new developments originating from both customer and R&D projects, along with community contributions. Since...
Published:
Antmicro helps its customers build complex FPGA and ASIC RISC-V systems based on open source building blocks such as those provided by the OpenTitan Root of Trust project. The AMD-Xilinx Kintex-7 is a relatively inexpensive...
Published:
Antmicro’s projects often involve helping companies address their specific processing, security and other needs through designing and prototyping ASIC solutions with open source tools and SoC components, including adapting...
Published:
Support for co-simulating HDL models in Renode with Verilator has been an integral part of the framework since the 1.7.1 release, introducing a new dimension of flexibility and allowing Renode to cover ASIC and FPGA SoC development...
