Published:
The Capability Hardware Extension to RISC-V for Internet of Things (CHERIoT) project provides a hardware platform built around a modified RISC-V Ibex core, designed for enhanced security through limited access of executed applications...
Published:
Native 64-bit Arm host support, which is now available for both Linux and macOS via dotnet portable packages, brings a significant efficiency improvement for developers running the Renode simulation framework on Mac workstations...
Published:
When developing complex FPGA designs and custom SoCs, simulating and testing HDL designs in a larger context is necessary to accurately replicate real use cases. For fast iteration, you can combine cycle-accurate RTL simulation...
Published:
Creating Machine Learning models for deployment on constrained devices requires a considerable number of manual tweaks. Developers need to take into account the size and compute constraints of the target platform to adjust...
Published:
Antmicro’s automotive customers are using the versatile simulation capabilities of Renode for developing and testing multi-node systems to accelerate the transition towards software-defined vehicles. The framework offers determinism...
Published:
SystemRDL is a standard from the Accelera initiative used to describe the register layout of hardware in order to provide a single source of truth for hardware and software artifacts. As a single, human-writeable and readable...
