Tagged as:

risc-v

OPEN SIMULATION, OPEN SOURCE TOOLS

TRACE-BASED EVALUATION OF CPU CACHE USAGE IN RENODE

Published:

Trace-based evaluation of CPU cache usage in Renode illustration Although cache modeling is usually not part of ISS level simulation, there are cases where it’s crucial to understand memory access patterns e.g., when building a new chip and deciding on cache size and layout, or working on...
OLDER
CLOSE 

TAGS