Published:
Antmicro’s open source Coverview tool facilitates automated generation of interactive coverage dashboards for a variety of use cases. In a recent blog article we described its application in digital design projects, for RTL...
Published:
Antmicro has been providing engineering support for Verilator in a variety of ASIC-related projects, which often include complex, state-of-the-art designs and take a lot of time time and memory to run. Normally, when generating...
Published:
The Capability Hardware Extension to RISC-V for Internet of Things (CHERIoT) project provides a hardware platform built around a modified RISC-V Ibex core, designed for enhanced security through limited access of executed applications...
Published:
Native 64-bit Arm host support, which is now available for both Linux and macOS via dotnet portable packages, brings a significant efficiency improvement for developers running the Renode simulation framework on Mac workstations...
Published:
When developing complex FPGA designs and custom SoCs, simulating and testing HDL designs in a larger context is necessary to accurately replicate real use cases. For fast iteration, you can combine cycle-accurate RTL simulation...
Published:
Code coverage is a useful metric to keep track of while developing test suites, providing engineering teams with an actionable overview of how broad their testing goes. This is true both for executable code and digital design...
