Tagged as:

systemverilog

MAIN BLOG
OPEN SOURCE TOOLS, OPEN ASICS, OPEN FPGA

INITIAL ASSERTION CONTROL SUPPORT IN VERILATOR

Published:

Initial assertion control support in Verilator Antmicro is continuously working on improving productivity of ASIC design and verification workflows using open source tools as leaders of the CHIPS Alliance Tools Workgroup, as well as for customer and R&D projects. Extending...
OPEN SOURCE TOOLS, OPEN ASICS, OPEN FPGA

INTRODUCING CONSTRAINED RANDOMIZATION IN VERILATOR

Published:

Constrained randomization in Verilator illustration Large and complex SystemVerilog designs, such as CPUs, are difficult to test thoroughly, as there are many interesting signal combinations that influence a design’s behavior, including corner cases that are easy to overlook...
OPEN SOURCE TOOLS, OPEN ASICS, OPEN FPGA

ANALYZE VERILATOR PROCESSES AND ASTS WITH THE ASTSEE SUITE

Published:

astsee logo Among other things, Antmicro’s work towards improving the vertical integration potential of customers designing ASIC solutions often sees us enhance one of the flagship open source projects in this space, Verilator, which complements...
OPEN SOURCE TOOLS, OPEN ASICS

INITIAL OPEN SOURCE SUPPORT FOR UVM TESTBENCHES IN VERILATOR

Published:

Running simple UVM testbenches in Verilator Leading the efforts of the Tools Workgroup in CHIPS Alliance, across a variety of customer projects, as well as own R&D, at Antmicro we are actively looking for and capturing the productivity enhancements that can be achieved...
OPEN SOURCE TOOLS, OPEN ASICS, OPEN FPGA

DPI SUPPORT IN RENODE FOR HDL CO-SIMULATION WITH VERILATOR AND QUESTA

Published:

DPI support in Renode for HDL co-simulation Hardware Description Languages (HDLs), such as Verilog and SystemVerilog, are used to express the behavior of digital electronic circuits for field-programmable gate arrays (FPGAs) and application-specific integrated circuits...
OLDER NEWER
CLOSE 

TAGS

4k ai allied-vision ambiq android arm asic asic-tools autosar bluetooth bsp build-systems caliptra cfu chips-alliance chisel cloud co-simulation cocotb computer-vision containers coral cortex-a cortex-m cortex-r ddr deep-learning dma edge-ai edgetpu embedded-world enclustra events f4pga fpga fpga-tools framos fusesoc gdb google gui hifive i-mx7 i-mx8 intel iot jetson jetson-nano jetson-orin jetson-tk1 jetson-tx1 jetson-tx2 jetson-xavier kenning lattice leon linux litex machine-learning markdown mcu meta microchip migen mipi-csi-2 movidius networking nordic nuvoton nvidia nxp object-detection open-hardware open-titan openembedded openlane openroad ota partners picorv polarfire press-release protoplaster python quicklogic rdfm reapi renesas renode risc-v rocket ros rust scalerunner sel4 sifive simulation singularity skywater snapdragon soc spinalhdl stm svevn system-designer systemc systemverilog tegra tensorflow toradex tracking triple-modular-redundancy tristan tsn ultrascale v4l2 verification verilator verilog vexriscv video-processing visual-system-designer webassembly xilinx xtensa zephyr zynq
AREAS
Robotics & Drones
Industry & Trans­porta­tion
Security & Access Control
Lab & Measure­ment
Defense & Aero­space
TECHNOLOGIES
FPGA
Hetero­geneous CPU/GPU systems
RISC-V
Internet of Things
Human-Machine Inter­faces
Vision Systems
SERVICES
Soft­ware & BSPs
Cloud
Product Develop­ment
Hard­ware Design
Edge AI
PLATFORMS
Open Source Jetson Baseboard
Apalis Baseboard
TX2 Deep Learning Platform
Ultra­Scale+ Pro­cess­ing Module
Custom Camera Platforms
Memory testing platforms
DC-SCM-compatible open source BMC
Industrial Android
Renode
Kenning
ANTMICRO
Contact
Partners
Resources
The Company
Careers
Blog