Tagged as:

verilog

OPEN SOURCE TOOLS, OPEN ASICS, OPEN FPGA

IMPLEMENTING AUTOMATIC CLOCK GATING IN THE OPENROAD ASIC DESIGN TOOLCHAIN

Published:

Clock gating animation Reducing power usage is a major aspect of chip design, important especially for energy-efficient systems and battery-powered devices. A significant amount of the power used by a typical chip is consumed by gate switching, and...
OPEN SOURCE TOOLS, OPEN ASICS, OPEN FPGA

POWER ESTIMATION IN OPENROAD USING SAIF IN VERILATOR

Published:

Power estimation with Verilator and OpenROAD Power consumption is a major aspect of chip design, and the ability to reliably and efficiently predict it can save a lot of engineering cycles. While it is difficult to predict the exact consumption upfront without delving...
OPEN SOURCE TOOLS

AUTOMATED AND STANDARDIZED SOFTWARE BENCHMARKING WITH BENCHALOT

Published:

Benchalot illustration The growing complexity of the hardware Antmicro helps its customers build and deploy software workloads on requires continuous benchmarking and optimization to track, understand and fix performance bottlenecks. In our work...
OPEN SOURCE TOOLS, OPEN SIMULATION

GENERATING INTERACTIVE COVERAGE DASHBOARDS WITH COVERVIEW

Published:

Coverview illustration Code coverage is a useful metric to keep track of while developing test suites, providing engineering teams with an actionable overview of how broad their testing goes. This is true both for executable code and digital design...
OLDER
CLOSE 

TAGS