Tagged as:

verilog

MAIN BLOG
OPEN SOURCE TOOLS, OPEN ASICS, OPEN FPGA

CPU RTL CO-SIMULATION IN RENODE

Published:

CPU RTL co-simulation in Renode Support for co-simulating HDL models in Renode with Verilator has been an integral part of the framework since the 1.7.1 release, introducing a new dimension of flexibility and allowing Renode to cover ASIC and FPGA SoC development...
OPEN SOURCE TOOLS, OPEN ASICS

PROGRESS IN OPEN SOURCE SYSTEMVERILOG / UVM SUPPORT IN VERILATOR

Published:

Verilator and UVM illustration Verilator is a shining example of a widely-accepted open source tool which provides state-of-the-art results in the ASIC design space. It is commonly used for simulation and testing, but originally, due to the lack of capability...
OPEN ASICS, OPEN SOURCE TOOLS

ADAPTING AN OPEN SOURCE CAN CORE FOR A CUSTOM ASIC

Published:

Open source tools and workflows are becoming increasingly capable in the field of ASIC and FPGA development and implementation, especially in niche applications not addressed by the mainstream, proprietary alternatives. Open...
OPEN SOURCE TOOLS, OPEN ASICS, OPEN FPGA

SCALING VERILATOR FOR VERY LARGE DESIGNS

Published:

Improving Verilator illustration Verilator is a fast, open source simulator widely used in the ASIC and FPGA ecosystem, offering state-of-the-art (or better) results in contexts otherwise dominated by proprietary offerings. Its open source nature and the promise...
OPEN ASICS, OPEN SOURCE TOOLS

OPEN SOURCE TILELINK TO AHB BRIDGES WITH DEDICATED COCOTB EXTENSIONS

Published:

Bridging AHB and TL illustration Antmicro uses open source to introduce pragmatic innovation into areas which have traditionally been heavily reliant on proprietary technologies such as ASIC and FPGA. Due to high complexity and long design cycles, testing...
OLDER NEWER
CLOSE 

TAGS

4k ai allied-vision ambiq android arm asic asic-tools autosar bluetooth bsp build-systems caliptra cfu chips-alliance chisel cloud co-simulation cocotb computer-vision containers coral cortex-a cortex-m cortex-r ddr deep-learning dma edge-ai edgetpu embedded-world enclustra events f4pga fpga fpga-tools framos fusesoc gdb google gui hifive i-mx7 i-mx8 intel iot jetson jetson-nano jetson-orin jetson-tk1 jetson-tx1 jetson-tx2 jetson-xavier kenning lattice leon linux litex machine-learning markdown mcu meta microchip migen mipi-csi-2 movidius networking nordic nuvoton nvidia nxp object-detection open-hardware open-titan openembedded openlane openroad ota partners picorv polarfire press-release protoplaster python quicklogic rdfm reapi renode risc-v rocket ros rust scalerunner sel4 sifive simulation singularity skywater snapdragon soc spinalhdl stm svevn systemc systemverilog tegra tensorflow toradex tracking triple-modular-redundancy tristan tsn ultrascale v4l2 verification verilator verilog vexriscv video-processing visual-system-designer webassembly xilinx xtensa zephyr zynq
AREAS
Robotics & Drones
Industry & Trans­porta­tion
Security & Access Control
Lab & Measure­ment
Defense & Aero­space
TECHNOLOGIES
FPGA
Hetero­geneous CPU/GPU systems
RISC-V
Internet of Things
Human-Machine Inter­faces
Vision Systems
SERVICES
Soft­ware & BSPs
Cloud
Product Develop­ment
Hard­ware Design
Edge AI
PLATFORMS
Open Source Jetson Baseboard
Apalis Baseboard
TX2 Deep Learning Platform
Ultra­Scale+ Pro­cess­ing Module
Custom Camera Platforms
Memory testing platforms
DC-SCM-compatible open source BMC
Industrial Android
Renode
Kenning
ANTMICRO
Contact
Partners
Resources
The Company
Careers
Blog