OPEN SOURCE TOOLS, OPEN ASICS, OPEN FPGA
OPEN SOURCE TOOLS, OPEN ASICS, OPEN FPGA

SCALING VERILATOR FOR VERY LARGE DESIGNS

Published:

Improving Verilator illustration

Verilator is a fast, open source simulator widely used in the ASIC and FPGA ecosystem, offering state-of-the-art (or better) results in contexts otherwise dominated by proprietary offerings. Its open source nature and the promise of infinite scaling using...

OPEN SOURCE TOOLS, OPEN MACHINE VISION, OPEN SOFTWARE LIBRARIES
OPEN SOURCE TOOLS, OPEN MACHINE VISION, OPEN SOFTWARE LIBRARIES

SIMPLIFYING V4L2 WORKFLOWS WITH RAVIEWER AND PYRAV4L2

Published:

pyrav4l2 and Raviewer logotypes

Raviewer is an open source tool Antmicro has developed to facilitate image preview and debugging in various video-processing environments, wrapped in a nice and simple UI. Now, expanding Raviewer’s capabilities, we have published pyrav4l2, a Python library...

OPEN SOURCE TOOLS, OPEN HARDWARE, OPEN ISA
OPEN SOURCE TOOLS, OPEN HARDWARE, OPEN ISA

RENODE NOW SUPPORTS .NET 6

Published:

Renode support for .NET 6 illustration

The latest version of Antmicro’s open source simulation framework, Renode 1.13 was released some months ago, bringing a variety of improvements all across the board. Since then, there have been even more updates in the form of 1.13.1 and 1.13.2, reflecting...

OPEN ASICS, OPEN SOURCE TOOLS
OPEN ASICS, OPEN SOURCE TOOLS

OPEN SOURCE TILELINK TO AHB BRIDGES WITH DEDICATED COCOTB EXTENSIONS

Published:

Bridging AHB and TL illustration

Antmicro uses open source to introduce pragmatic innovation into areas which have traditionally been heavily reliant on proprietary technologies such as ASIC and FPGA. Due to high complexity and long design cycles, testing and verification are of critical...

OLDER NEWER
CLOSE 

TAGS