Tagged as:

verilog

OPEN SOURCE TOOLS

OPEN SOURCE VERILOG SIMULATION WITH COCOTB AND VERILATOR

Published:

Test output Cocotb One of the great open source tools in our arsenal that we’ve grown very fond of throughout the years is Cocotb, a very clever framework for simulating HDL (VHDL, Verilog or SystemVerilog) designs. Cocotb is maintained...
NEWER
CLOSE 

TAGS